A multiprocessor architecture for Viterbi decoders with linear speedup
نویسندگان
چکیده
A family of multiprocessor architectures implementing the Viterbi algorithm is presented. The family of architectures is shown to be capable of achieving an increase in throughput that is directly proportional to the number of processors when the number of processors is smaller than the constraint length v of the code. The hardware utilization and the depth of the pipelining available inside each processor are also shown. An architecture with (v 1) processors is found to be particularly advantageous, since it results in the maximum speedup and the simplest interconnection structure.
منابع مشابه
Architectural tradeoffs for survivor sequence memory management in Viterbi decoders
In a Viterbi decoder, there are two known memory organization techniques for the storage of survivor sequences from which the decoded information sequence is retrieved, namely register exchange method and traceback method. This paper extends previously known traceback approaches describes two new traceback algorithms, and compares various traceback methods with each other. Memory size, latency ...
متن کاملOptimisation of Multimedia Applications for the Philips Wasabi Multiprocessor System
Libavcodec is an open source software library that contains many different audio/video codecs. In this work, it is optimised and parallelised for the Philips Wasabi chip multiprocessor, which is currently being developed at Philips. Wasabi contains several DSPs and one or more general-purpose processors. The TriMedia-style optimisations (in particular utilising the SIMD custom operations) impro...
متن کاملHigh Speed Low Power Adaptive Viterbi Decoder Architecture for Underwater Acoustic Communication with Turbo Codes
Underwater acoustic communication module based on Orthogonal Frequency Division Multiplexing (OFDM) uses rate 1⁄2 convolutional encoders and Turbo decoders for error control coding. Turbo decoders are designed with two Viterbi decoders that operate in sequence to improve Log Likelihood Ratio (LLR). The computation complexity of Viterbi decoders limits their use for high speed decoding as the de...
متن کاملPerformance Evaluation of Bpn Based Viterbi Decoder for Decoding 2-bit and 3-bit Errors
In communication, convolution codes are extensively used for reliable data communication at receiver’s end the coded messages are decoded with Viterbi Decoders. However when the channel is noisy decoding becomes computationally complex even with enhanced Viterbi Decoder, hence it necessitates an efficient computationally less complex decoders. In this paper Viterbi Decoders are realized in BPN,...
متن کاملHigh Speed ACSU Architecture for Viterbi Decoder Using T-Algorithm
In this paper, we propose an efficient architecture based on pre-computation for Viterbi decoders incorporating Talgorithm. Through optimization at both algorithm level and architecture level, the new architecture greatly shortens the long critical path introduced by the conventional T-algorithm. The design example provided in this work demonstrates more than twice improvement in clock speed wi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. Signal Processing
دوره 41 شماره
صفحات -
تاریخ انتشار 1993